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Abstract
This paper presents a 3rd-order two-path continuous-time time-interleaved (CTTI) delta-sigma modulator which is
implemented in standard 90 nm CMOS technology. The architecture uses a novel method to resolve the delayless feedback
path issue arising from the sharing of integrators between paths. By exploiting the concept of the time-interleaving
techniques and through the use time domain equations, a conventional single path 3rd-order discrete-time (DT) DR
modulator is converted into a corresponding two-path discrete-time time-interleaved (DTTI) counterpart. The equivalent
CTTI version derived from the DTTI DR modulator by determining the DT loop filters and converting them to the
equivalent continuous-time loop filters through the use of the Impulse Invariant Transformation. Sharing the integrators
between two paths of the reported modulator makes it robust to path mismatch effects compared to the typical time-
interleaved modulators which have individual integrators in all paths. The modulator achieves a dynamic range of 12 bits
with an OverSampling Ratio of 16 over a bandwidth of 10 MHz and dissipates only 28 mW of power from a 1.8-V supply.
The clock frequency of the modulator is 320 MHz but integrators, quantizers and DACs operate at 160 MHz.
Keywords Discrete-time  Continuous-time  Delta-sigma modulator  Signal transfer function  Noise transfer function 
Time-interleaved
1 Introduction
The rapid growth of the portable communication device
markets such as audio systems and consumer electronics
has been led to an increasing demand for low power high
resolution ADC designs over the last decade [1]. The DR
modulator can achieve a very high resolution analog-to-
digital conversion for relatively low-bandwidth signals
through the use of the oversampling and the noise shaping
technique. It is known that DR modulators do not require
precise analog components and sharp cut-off frequencies
for their analog anti-aliasing filters. The noise-shaping loop
filter of a DR modulator can be implemented as a DT
structure by using Switched-Capacitor (SC) techniques or
as CT one through active-RC or gm-c filters. The SC cir-
cuits are insensitive to clock jitter and the frequency
response of the noise-shaping filter can be accurately set by
capacitor ratios [2].
The signal bandwidth the DR modulators can deal with
is narrow and is restricted by the OSR and technology
deployed. To increase the signal bandwidth the modulator
can process, a variety of methods are used: the first one is
to increase the order of the modulator, but at a price, where
the stability problem requires to be dealt with very care-
fully [2]. The second is to increase the number of bits for
the quantizer, which makes the design of the modulator
more complicated [1]. The third is to increase the sampling
frequency. However, the major disadvantage of the third
method is the technology limitations. The fourth method
that is one of the more practical ways is to deploy a CT
loop filter coupled with the time-interleaving technique [3].
This paper is organized as follows. In Sect. 2, the CT
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transformation are reviewed. In Sect. 3, a single-path DTTI
DR modulator is derived from a 3rd-order conventional DT
DR modulator through the use of the time domain equa-
tions and it is converted to its equivalent CTTI DR mod-
ulator. The delayless feedback path problem and our
proposed solution are both discussed in detail in this sec-
tion. In Sect. 4, MATLAB simulation results are presented.
In Sect. 5, circuit design and simulations are reviewed.
Finally, conclusions are given in Sect. 6.
2 Continuous-time DR modulator
The CT DR modulators benefit from operating at higher
sampling frequencies in comparison to their DT counter-
parts. The errors of the sample-and-hold circuit are shaped
by the loop filter and the CT DR modulators have an
implicit anti-aliasing filter in their forward signal path;
However, CT DR modulators suffer from several draw-
backs: excess loop delay, jitter sensitivity and RC time
constant variations.
One way to convert a DT DR modulator to an equivalent
CT DR modulator is the impulse-invariant transformation
[1]. Another is the use of the modified z-transform [1]. To
set the scene for our work, we shall stick to the straight
forward implementation method of the impulse-invariant
transformation. A DT and a CT DR modulator are shown in
Fig. 1, and are said to be equivalent when their quantizer
inputs are equal at the sampling instants.
q nð Þ ¼ qc tð Þjt¼nT for all n ð1Þ
This condition would be satisfied if the impulse
responses of the open-loop diagrams in Fig. 2 were equal at
the sampling times. As a result (1) translates directly into
(2) [1]:




Because HdDAC zð Þ ¼ 1, Eq. (2) can be simplified to give
(3):




The transformation in (3) is called the impulse-invariant
transformation where Z1, K1, HcDAC sð Þ, Hd zð Þ and Hc sð Þ
represent the inverse Z-transform, the inverse Laplace
transform, the CT DAC transfer function, the DT and the
CT loop filter respectively [1, 3]. Depending on the output
waveform of the CT DAC, there would be an exact map-
ping between the DT and the CT DR modulator. The
popular feedback-DAC waveforms have rectangular
shapes. The time and frequency (Laplace) domain
responses of these waveforms are [1, 3]:
hcDAC tð Þ ¼ 1; aT  t bT; 0 a; b 10; otherwise

ð4Þ




As illustrated in Fig. 1b, the input signal x tð Þ of the CT
DR modulator is CT but its output y nð Þ is a DT signal.
Consequently defining a pure s-domain Signal Transfer
Functions (STF) for the CT DR modulator is impossible.
To calculate the STF and the Noise Transfer Function
(NTF), the loop filter Hc sð Þ and implicit sampler are relo-
cated across the summation point and placed in front of the
CT DR modulator and in the feedback path as shown in
Fig. 3a. The NTF of the CT DR modulator is the same as
its DT counterpart. Thus, the NTF remains unchanged [1]:
NTF j2pfð Þ ¼ 1
1þ Hd ej2pfð Þ ð6Þ
Figure 3b shows another equivalent representation of
the CT DR modulator. It consists of an Anti-Aliasing Filter
(AAF), a sampler and an NTF of its DT equivalent. The
STF of the CT DR modulator will be [4, 5]:













According to [4], the effect of ‘‘sinc’’ term is negligible
and neglected in this work for the purpose of comparison




Fig. 1 The block diagrams of a the DT DR modulator and b the CT DR modulator [1, 4, 5]
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3 Time-interleaved DR modulator
The procedure for the design of a DR modulator is based on
choosing: the order and architecture of the DR modulator,
the OSR and the number of bits for the quantizer. By using
the time-interleaving technique and M interconnected
parallel modulators that are working concurrently, the
effective sampling rate and the OSR become M times the
clock rate and the OSR of each modulator respectively
[8, 9]. It should be noted that the required resolution can be
acquired without increasing the order of the modulator or
the number of bits for the quantizer and also without uti-
lizing a state of the art technology.
3.1 Derivation of TI DR modulator
The 3rd-order two-path DTTI DR modulator is derived
directly from the time domain node equations of its con-
ventional DT DR modulator as shown in Fig. 4 [15–17]. It
is assumed that the DAC in the feedback loop is ideal,
therefore HDACðzÞ ¼ 1. The time domain equations of the
modulator are written for two consecutive time slots as
(2n)th and (2n ? 1)th as follows [10]:
v1 2nð Þ ¼ ax 2n 1ð Þ  ay 2n 1ð Þ þ v1 2n 1ð Þ ð8:aÞ
v2 2nð Þ ¼ bv1 2n 1ð Þ  by 2n 1ð Þ þ v2 2n 1ð Þ ð8:bÞ
v3 2nð Þ ¼ cv2 2n 1ð Þ  cy 2n 1ð Þ þ v3 2n 1ð Þ ð8:cÞ
y 2nð Þ ¼ Q v3 2nð Þ½  ð8:dÞ
and
v1 2nþ 1ð Þ ¼ ax 2nð Þ  ay 2nð Þ þ v1 2nð Þ ð9:aÞ
v2 2nþ 1ð Þ ¼ bv1 2nð Þ  by 2nð Þ þ v2 2nð Þ ð9:bÞ
v3 2nþ 1ð Þ ¼ cv2 2nð Þ  cy 2nð Þ þ v3 2nð Þ ð9:cÞ
y 2nþ 1ð Þ ¼ Q v3 2nþ 1ð Þ½  ð9:dÞ
where Q :½  represents the quantization function. The input
x nð Þ is distributed between two channels through an input
demultiplexer which operates at twice the clock frequency
of each channel. The input x nð Þ is relabelled as follows:
x1 nð Þ ¼ x 2nð Þ; x2 nð Þ ¼ x 2n 1ð Þ ð10Þ
Similarly, the other nodes of the modulator are
relabelled:
v11 nð Þ ¼ v1 2nð Þ; v12 nð Þ ¼ v1 2n 1ð Þ ð11:aÞ
v21 nð Þ ¼ v2 2nð Þ; v22 nð Þ ¼ v2 2n 1ð Þ ð11:bÞ
v31 nð Þ ¼ v3 2nð Þ; v32 nð Þ ¼ v3 2n 1ð Þ ð11:cÞ
y1 nð Þ ¼ y 2nð Þ; y2 nð Þ ¼ y 2n 1ð Þ ð11:dÞ
(a) (b)
Fig. 2 a The open-loop DT DR modulator and b the open-loop CT DR modulator [1, 4, 5]
(b)(a)
Fig. 3 a An equivalent representation of the CT DR modulator and b another equivalent representation of the CT DR modulator [4, 5]
Quantizer
Fig. 4 A 3rd-order conventional single-loop DT DR modulator
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By sharing only one set of integrators, the input
demultiplexer is removed and the input x nð Þ is shared
between channels. Hence Eq. (10) results in (12) as
follows:
x1 nð Þ ¼ x2 nð Þ ¼ x nð Þ ð12Þ
Equation sets (13) and (14) are derived by substituting
equation set (11) and Eq. (12) into equation sets (8) and (9)
respectively as follows:
v11 nð Þ ¼ ax nð Þ  ay2 nð Þ þ v12 nð Þ ð13:aÞ
v21 nð Þ ¼ bv12 nð Þ  by2 nð Þ þ v22 nð Þ ð13:bÞ
v31 nð Þ ¼ cv22 nð Þ  cy2 nð Þ þ v32 nð Þ ð13:cÞ
y1 nð Þ ¼ Q v31 nð Þ½  ¼ Q cv22 nð Þ  cy2 nð Þ þ v32 nð Þ½  ð13:dÞ
and
v12 nþ 1ð Þ ¼ ax nð Þ  ay1 nð Þ þ v11 nð Þ ð14:aÞ
v22 nþ 1ð Þ ¼ bv11 nð Þ  by1 nð Þ þ v21 nð Þ ð14:bÞ
v32 nþ 1ð Þ ¼ cv21 nð Þ  cy1 nð Þ þ v31 nð Þ ð14:cÞ
y2 nþ 1ð Þ ¼ Q v32 nþ 1ð Þ½  ð14:dÞ
Equation set (14) can be rewritten as equation set (15):
v12 nð Þ ¼ ax n 1ð Þ  ay1 n 1ð Þ þ v11 n 1ð Þ ð15:aÞ
v22 nð Þ ¼ bv11 n 1ð Þ  by1 n 1ð Þ þ v21 n 1ð Þ ð15:bÞ
v32 nð Þ ¼ cv21 n 1ð Þ  cy1 n 1ð Þ þ v31 n 1ð Þ ð15:cÞ
y2 nð Þ ¼ Q v32 nð Þ½  ð15:dÞ
Equation set (16) is derived by further substituting
equation set (13) into equation set (14).
v12 nð Þ ¼ 2ax n 1ð Þ  ay1 n 1ð Þ  ay2 n 1ð Þ
þ v12 n 1ð Þ ð16:aÞ
v22 nð Þ ¼ abx n 1ð Þ þ 2bv12 n 1ð Þ  by1 n 1ð Þ
 b 1þ að Þy2 n 1ð Þ þ v22 n 1ð Þ ð16:bÞ
v32 nð Þ ¼ bcv12 n 1ð Þ þ 2cv22 n 1ð Þ  cy1 n 1ð Þ
 c 1þ bð Þy2 n 1ð Þ þ v32 n 1ð Þ
ð16:cÞ
The DTTI DR modulator which is shown in Fig. 5 is
derived directly from the time domain equation sets (13)
and (16).
The motive behind sharing one set of integrators is to
eliminate the instability that can arise due to the DC offset
mismatch of the two individual integrator set based two
channel interleaving case [8, 15, 17]. The DTTI DR
modulators require an input demultiplexer which samples
the input signal at the highest clock frequency of the DTTI
DR modulator and distributes it between channels. This fast
demultiplexer is a limiting factor for the performance of
the DTTI DR modulators. This architecture does not
require an input demultiplexer and the input signal is
shared between channels [1, 8]. Removing the input
demultiplexer has no effect on the NTF of the DTTI DR
modulator but it causes some notches in its STF at the
following frequencies 0:5Fclk; 1:5Fclk; 2:5Fclk; 3:5Fclk; . . .
which is shown in Fig. 10 where Fclk is the clock frequency
of the DTTI DR modulator [9].
3.2 Delayless feedback path problem in TI DR
modulator
This is the issue that forms the focus of this paper which to
our best knowledge, has not been effectively solved and
reported in the open literature. This is the issue which
makes implementation of the multi-path TI DR modulators
with shared integrators impractical and it is called the
‘‘delayless feedback path’’ problem that comes from
Eq. (13.c) in which v31 nð Þ (the input of quantizer Q1) is
directly linked to y2 nð Þ. This means that the output of the
second quantizer (Q2) is connected to the input of another
quantizer (Q1) without any delay [11]! One method to
eliminate the delayless path is to move this feedback to the
digital domain instead of performing it in the analog
domain [11]. The disadvantage of this method is that the
first quantizer (Q1) requires more comparators than the
number of the comparators in the second quantizer (Q2)
[11]. The second method is to use a sample-and-hold in
front of the first quantizer (Q1) and quantizing the signal
when the output of DAC2 is ready [3]. This method
requires a complicated timing generator, a sample-and-hold
and also faster integrators. The third method which is our
proposed novel method is based on an error correction
technique. An error is intentionally induced in the analog
domain through the use of the output of DAC2 as shown in
Fig. 7 then the error is substantially corrected in the digital
domain which effectively eliminates the delayless feedback
path. To better understand how this works we shall perform
a step by step mathematical analysis of what happens. The
timing diagram as depicted in Fig. 6 shows the delay from
the outputs of quantizers Q1 and Q2 and their propagation
through to the outputs of DAC1 and DAC2 as d. As a result
the output of DAC2 that is sampled at the nth time slot is
y2 n 1ð Þ where in theory we should have had y2 nð Þ. To
overcome this inconsistency we look at the input and
output of Q1, as depicted in Fig. 5. Quantizer Q1 quantizes
the signal v31 nð Þ as follows:
y1 nð Þ ¼ Q v31 nð Þ½  ð17Þ
Equation (18) is derived by substituting (13.c) into (17):
y1 nð Þ ¼ Q cv22 nð Þ  cy2 nð Þ þ v32 nð Þ½  ð18Þ
The output of DAC2 is used in (19) and Eq. (18) is
rewritten as:
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y1 nð Þ ¼ Q cv22 nð Þ  cy2 n 1ð Þ þ v32 nð Þ½  þ cy2 n 1ð Þ
 cy2 nð Þ
ð19Þ
The output of Q1 is called y1e nð Þ in (20):
y1 nð Þ ¼ y1e nð Þ þ cy2 n 1ð Þ  cy2 nð Þ ð20Þ
error ¼ cDy ¼ c y2 nð Þ  y2 n 1ð Þð Þ ð21Þ
Y1 zð Þ ¼ Y1e zð Þ  c 1 z1
 
Y2 zð Þ ð22Þ
As stated in (20), y1e nð Þ (the output of Q1) requires to be
corrected before it is applied to the input of DAC1;
otherwise it causes instability in the modulator as it will
change the modulators dynamics by increasing its order.
A first order differencer block ð1 z1) is used to per-
form this correction as described in (22). Equation (22)
illustrates the point that Q1 is able to quantize its input
without any additional circuit in the analog domain by
merely using the output of DAC2. The differencer block
ð1 z1) only corrects the error in Eq. (20) and it has no
effect on the quantization error or the signal in the pro-
posed structure. The proposed 3rd-order two-path DTTI
DR modulator with shared integrator is shown in Fig. 7.
The signal swing at the input of quantizer Q1 is
increased in the first and the proposed methods because
scaling is not an option and it will lead to loss of signal-to-
noise ratio (SNR). Based on exhaustive simulation results,
the first and the proposed method require 48 and 32 com-
parators for quantizer Q1 respectively, in comparison to the
second method which requires only 16 comparators as
depicted in Table 1. The significant advantages and dis-




Fig. 5 A 3rd-order two-path DTTI DR modulator with shared integrators
Time
Fig. 6 The outputs of Q1, Q2,
DAC1 and DAC2
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3.3 Derivation of continuous-time TI (CTTI) DR
modulator
The CTTI DR modulator equivalent of the DTTI DR
modulator of Fig. 7 is obtained in three steps as follows
[13]: The first step is to determine the loop filters of the
DTTI DR modulator. In this design, the DTTI DR modu-
lator has six loop filters ðFF1dðzÞ;FF2dðzÞ;H1dðzÞ;
H2dðzÞ;H3dðzÞ and H4dðzÞÞ and can be determined with the
help of the symbolic toolbox of MATLAB. These loop
filters for the DTTI DR modulator are depicted in Fig. 8a.
The second step is to convert the DT loop filters into their
equivalent CT loop filters by using the impulse-invariant
transformation [1, 3, 9]. The equivalent CTTI DR modu-
lator is shown in Fig. 8b where the DT loop filters of
Fig. 8a have been replaced with their equivalent CT loop
filters FF1c sð Þ;FF2c sð Þ;H1c sð Þ; H2c sð Þ;H3c sð Þ and H4c sð Þ.
The third step is to convert the modulator of Fig. 8b into a
3rd order CTTI DR modulator as shown in Fig. 9. Two
DACs with non-retrun-to-zero (NRZ) implementation and
DAC1
DAC2
Fig. 7 The proposed 3rd-order two-path DTTI DR modulator with shared integrators








48 16 Less hardware
required
32 more comparators required for Q1
Second
method [2]
16 16 Less comparators
required




32 16 Less hardware
required






Fig. 8 The block diagrams of a a DTTI DR modulator and b a CTTI DR modulator which show their loop filters
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intentional delay of 0:25T T ¼ 1=160 MHzð Þ have been
used. To overcome the excess-loop delay issue, two addi-
tional feedback paths from the outputs of DAC1 and DAC2
to the input of quantizer Q1 and Q2 are used [7]. The loop
filters of the modulator shown in Fig. 9 can be determined
and matched to the loop filters in Fig. 8b to determine the
coefficients fc1; fc2; fc3; fc4; fc5; fc6; fc7; fc8; fc9 and fc10. This
is achieved by using the symbolic toolbox of MATLAB, as
the algebra is complex and it is very easy to make a mis-
take with.
The OSR of the overall modulator shown in Fig. 9 from
x tð Þ to y nð Þ is 16 and has been designed to operate at
320 MHz clock frequency for a 10 MHz signal bandwidth.
The resolution of Q1 and Q2 are 5 and 4 bits respectively.
After correcting the error as stated by Eq. (21) in the digital
domain, y1 nð Þ will be 4 bits in length. Therefore, DAC1
and DAC2 both require 4 bit DACs. To simplify the
design, generally, the coefficient c scaling the first order
differencer ð1 z1Þ in the digital domain should be
chosen to be a number which is a power of two. This
choice results in replacing the potentially complicated
multiplier with a simple hard-wired shift.
3.4 STFs and NTFs of the DTTI and CTTI DR
modulator
The signal and noise transfer functions of the DTTI DR
modulator of Fig. 8a is formulated by performing the fol-
lowing algebraic analysis:
Y zð Þ ¼ Y1 z2
 
z1 þ Y2 z2
  ð23Þ
Y zð Þ ¼ STFd zð ÞX zð Þ þ NTF1d zð ÞE1 zð Þ þ NTF2d zð ÞE2 zð Þ
ð24Þ
NTF1d zð Þ ¼ H3d z
2ð Þ þ 1 H4d z2ð Þð Þz1
DEN zð Þ ð25Þ
NTF2d zð Þ ¼ ð1 H1d z
2ð ÞÞ þ H2d z2ð Þz1
DEN zð Þ ð26Þ
DEN zð Þ ¼ 1 H1d z2
  
1 H4d z2






STFd zð Þ ¼ FF1d z2
 
NTF1d zð Þ þ FF2d z2
 
NTF2d zð Þ ð28Þ
Where STFd zð Þ;NTF1d zð Þ and NTF2d zð Þ represent the sig-
nal transfer function from x tð Þ to y nð Þ, the noise transfer
function from e1 nð Þ to y nð Þ and the noise transfer function
from e2 nð Þ to y nð Þ respectively. The z2 terms in (23) show
the effect of the up-samplers in the modulator. The NTFs
of the DTTI DR modulator of Fig. 8a and its equivalent
CTTI DR modulator of Fig. 8b are the same. To derive the
STF of the CTTI DR modulator STFc sð Þð Þ, both NTF1d zð Þ
and NTF2d zð Þ are used and the STFc sð Þ is given in (29):
STFc sð Þ ¼ FF1c sð ÞNTF1d zð Þ þ FF2c sð ÞNTF2d zð Þ ð29Þ
By substituting z ¼ ej2pf and s ¼ j2pf in (25)–(28), the
STF of the DTTI and CTTI DR modulator are plotted in
Fig. 10. Since both NTF1d zð Þ and NTF2d zð Þ have an iden-
tical amplitude, only NTF1d zð Þ is plotted in Fig. 11 and is
compared to the NTF of the conventional DT DR modu-
lator of Fig. 4.
4 MATLAB simulation results
The proposed CTTI DR modulator has been simulated
using the SIMULINK toolbox of MATLAB and all non-
idealities such as finite dc gain and bandwidth of the
opamps, the DAC mismatches, offsets of the quantizers and
the clock jitter of the DACs have been modelled and their
effects on the performance of the modulator have been
investigated [6, 14]. All specifications of the CTTI DR
modulator have been summarized in Table 2.
The output spectrum of this CTTI DR modulator is
compared with the conventional DT and the DTTI DR
modulators in Fig. 12. The output spectra of the DTTI and
CTTI DR modulators are the same and their in-band noise
are shaped more than the conventional DT DR modulator.





Fig. 9 The proposed 3rd-order two-path CTTI DR modulator with shared integrators
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DR modulator are 57.50, 78.47 and 78.54 dB respectively.
Therefore in this particular case, the SNDRs of the TI DR
modulators are improved by 21 dB. As can be seen in
Fig. 12, non-idealities have not been included in this
comparison.
Figures 13 and 14 show the SNDR of the CTTI DR
modulator versus the matching of the DAC1 and DAC2
coefficients respectively. The minimum matching require-
ments for the coefficients of DAC1, fc1; fc3; fc5; fc7 and fc9
are 10, 7, 4, 4 and 4 bits respectively and for the coeffi-
cients of DAC2, fc2; fc4; fc6; fc8 and fc10 they are 10, 7, 4, 4
and 4 bits respectively. The requirements can be easily
achieved by the current steering DACs. The coefficient c
has the minimum matching requirement which is 4bits
between the analog and the digital domain as shown in
Fig. 14. Hence there will be no need to use the Data-
Weighted Averaging (DWA) block if the coefficients of
DAC1 and DAC2 meet the minimum matching require-
ments. This will make the circuit design of the DR mod-
ulator easier as a result.
5 Circuit Design and Simulation
The modulator circuit has been designed using the 90 nm
CMOS TSMC technology with the supply voltage of 1.8-
V. Figure 15 shows the block diagram of the 3rd-order
two-path CTTI DR modulator. The operating frequency of
the two quantizers, DACs and all other blocks except for
the output multiplexer is 160 MHz but the output multi-
plexer operates at 320 MHz. The OSR of the modulator is
16, allowing a maximum input signal bandwidth of









































NTF of Conventional DT
Fig. 11 The noise transfer functions of the CTTI and the conventional
DT DR modulators















Clock frequency 320 MHz



























104 105 106 107
Conventional DT  SNR=57.50dB
DTTI                        SNR=78.48dB
CTTI                        SNR=78.54dB
Fig. 12 The output spectra of the conventional DT, the DTTI and the
CTTI DR modulator for a 2.4462 MHz input with clock frequencies
of 160, 320 and 320 MHz respectively
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three active-RC integrators, ten 4-bit current steering
DACs, one 4-bit and one 5-bit flash ADC, two summation
circuits, a clock generator, a biasing circuit, an output
multiplexer and a digital error correction block (1 z1).
As can be seen in Fig. 15, three active-RC integrators
have been used and RC time constant varies up to 50% in
CMOS technologies. A tunable capacitor array will be used
to tune up the RC time constant of the integrators and to
compensate for process variations [12].
One popular opamp architecture is a two-stage Miller-
compensation opamp which has been utilized for the first,
second and third integrator and opamp4 and is shown in
Fig. 16. A PMOS input differential pair is used as the input
stage for two reasons: First, the second pole is determined
by the transconductance of the input transistors of the
second stage and the NMOS transistor is faster than the
PMOS one therefore the whole opamp will be more stable.
Second, the input and output common mode voltage of the
opamp is set to be 0.8 V instead of VDD/2 (0.9 V). The tail
transistor in the first stage will have more VDS voltage and
will not be pushed to triode region. The benefit of using
PMOS transistors as input in the differential pair is low
flicker noise, but in our wideband design, the flicker noise
is of less concern.
This modulator requires two ADCs. The first ADC has
5 bits resolution and 31 comparators and the second ADC
has 4 bits resolution and 15 comparators. As shown in
Fig. 16, each latched comparator is composed of a single
preamplifier stage and a latch. The preamplifier is used to
amplify the input signal and to minimize the input capac-
itance of the comparator. The preamplifier stage isolates
the latch and the resistor ladder; therefore it reduces the
kick-back noise seen in reference string during switching
times of the comparator. The latch is used to compare the
two amplified input signals coming from the preamplifier
and to provide a digital rail-to-rail output signal.
The whole CTTI DR modulator has been simulated with
an input frequency of Fin ¼ 1:005 MHz, an amplitude of
1:6Vpp (- 2 dBFS) and a sampling rate of 320 MHz across
process corners and temperatures. Due to the excessive
long simulation times, these circuit simulation results were




















Fig. 13 The SNDR versus the matching of the DAC1 coefficients
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Fig. 15 Block diagram of the 3rd-order CTTI DR modulator
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obtained by using only 16,384-point FFTs. Since the signal
bandwidth is 10 MHz, up to 512 frequency bins will be
included in the calculation of the SNDR. The circuit-level
simulations have been run to make sure that the modulator
is stable across process corners and temperatures. The
SNDR of the modulator obtained from circuit simulations
in TT 27 C, FF 120 C and SS - 40 C are 75.3, 75.9 and
74.5 dB respectively.
The output spectrum obtained from the circuit simula-
tion at TT corner and 27 C temperature is shown in
Fig. 17. From the output spectrum shown in Fig. 17, it can
be seen that big tones reside at around the half clock fre-
quency (160 MHz). Those tones are images and are created
due to utilizing the time-interleaving technique in the
modulator. Those tones are dangerous because they fold
back the out-of-band noise into the band of interest and
hence increase the in-band noise floor. The image tone
located at 0:5Fclk  Fin has - 35.3 dB amplitude and
should be attenuated enough in the decimation filter fol-
lowing this modulator.
6 Conclusions
In this paper the design of a 3rd-order CTTI DR modulator
with one set of integrators in the 90 nm CMOS TSMC
technology has been presented. A novel method to resolve
the delayless feedback path issue has been proposed,
designed, implemented and tested to demonstrate the novel
approach [18]. The results obtained from the circuit sim-
ulations confirm what was expected from the theory behind
the proposed method and works very well without any
noticeable degradation in the output performance. The
designed circuit has furthermore been demonstrated in
simulation to achieve a dynamic range of 12 bits with an
OverSampling Ratio (OSR) of 16 over a bandwidth of
10 MHz and dissipates only 28 mW of power from a 1.8-V
supply. The clock frequency of the modulator is 320 MHz
but the integrators, quantizers and DACs operate at
160 MHz.
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